



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
Linited States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/080,568	02/25/2002	Stephen M. Gates	YOR919980324 US2	9141	
21254 7	590 08/18/2003				
MCGINN & GIBB, PLLC 8321 OLD COURTHOUSE ROAD SUITE 200 VIENNA, VA 22182-3817		EXAMINER			
			CAO, PI	CAO, PHAT X	
			ART UNIT	PAPER NUMBER	
			2814		
			DATE MAIL ED: 08/18/2003	DATE MAII ED: 08/18/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	1				
— ,	Application No.	Applicant(s)				
Office Action Summary	10/080,568	GATES ET AL.				
Office Action Summary	Examiner	Art Unit				
The MAILING DATE of this communication and	Phat X. Cao	2814				
The MAILING DATE of this communication app ars on the cover sheet with the correspondence address P riod for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period was Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a reply be within the statutory minimum of thirty (30) drill apply and will expire SIX (6) MONTHS frocause the application to become ABANDOI	timely filed lays will be considered timely. om the mailing date of this communication. NED (35 U.S.C. § 133).				
1) Responsive to communication(s) filed on 27 J	une 2003					
2a) This action is FINAL . 2b) ⊠ Thi	s action is non-final.					
3) Since this application is in condition for allowa						
closed in accordance with the practice under language of Claims	Ex parte Quayle, 1935 C.D. 11	, 453 O.G. 213.				
4)⊠ Claim(s) <u>11-18 and 26-35</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>11-18 and 26-35</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or Application Papers	r election requirement.					
9) The specification is objected to by the Examiner	•					
10) The drawing(s) filed on is/are: a) accept		caminer				
Applicant may not request that any objection to the						
11) The proposed drawing correction filed on						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
Copies of the certified copies of the prior application from the International But See the attached detailed Office action for a list.	reau (PCT Rule 17.2(a)).	•				
14) Acknowledgment is made of a claim for domestic	·					
a) ☐ The translation of the foreign language pro 15)☐ Acknowledgment is made of a claim for domesti	visional application has been r	eceived.				
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 10	5) Notice of Inform	ary (PTO-413) Paper No(s) al Patent Application (PTO-152)				

Art Unit: 2814

DETAILED ACTION

1. The Request for Continued Examination filed 6/27/03 in Paper No. 9 is acknowledged.

Claim Rejections - 35 USC § 112

- 2. Claim 11 recites the limitation "said metal conductor" in line 14. There is insufficient antecedent basis for this limitation in the claim.
- 3. Claim 32 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claim 32 depends on base claim 26. The base claim 26 is disclosed a semiconductor device structure of Fig. 5B or Fig. 6B. However, none of Figs. 5B and 6B disclose the semiconductor node forming a part of a field effect transistor.

Therefore, the limitation "..., each node in said plurality of semiconductor nodes forming a part of each field effect transistor (claim 32)" is not supported by the original disclosure.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Art Unit: 2814

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claims 11-12, 15-16, 18, 26, 28-29, and 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Durlam et al (US. 5,940,319).

With respect to claims 11-12, 18, 26, 28-29 and 33, Durlam's first embodiment (Figs. 5-8) discloses an array of microelectronic elements comprising: a substrate of semiconductor material 11; a lower layer of dielectric material (12a,21,25) disposed with a lower surface in contact with the substrate and an upper surface in spaced adjacency thereto; a pattern of mutually electrically isolated conducting regions (19a,37) and (19b,38) (Fig. 5) disposed within the lower layer of dielectric material, the conducting regions extending to the upper surface of the lower layer, an upper layer of dielectric material 51 disposed with a lower surface thereof in contact with and bonded to the upper surface of the lower layer; and a plurality of nodes of MTJs 43 and 44 disposed within the upper layer of dielectric material, each of the nodes being in electrical contact with only one of the conducting regions at the upper surface of the lower layer, wherein each conducting region comprises: a via 37 formed on a metal conductor 19a and comprising a diffusion barrier material of Ta (not illustrated, see column 3, lines 35-42) which electrically contacts a node 43 in the plurality of nodes and electrically connects the metal conductor 19a with the node 43.

Durlam's first embodiment does not disclose the plurality of nodes including semiconductor diodes.

However, Durlam further teaches a second embodiment of MRAM (Fig. 17)

Art Unit: 2814

having a plurality of nodes which include diodes 93 and 95 in contact with the conducting regions 82 at the upper surface of the lower layer. Accordingly, it would have been obvious to modify the first embodiment by forming the plurality of nodes with the structure as suggested by the second embodiment for the purpose of switching a magnetic memory element to read information in the magnetic memory element (column 6, lines 26-30).

With respect to claims 15-16, Durlam (Fig. 8) further discloses that the device comprises a field effect transistor 12a, a first insulating layer 54 is disposed over an upper surface of the upper layer, and a second insulating layer 33 is formed over the upper surface of the lower layer.

6. Claims 13-14, 17, 27 and 30-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Durlam et al in view of Bronner et al (US. 6,242,770).

Durlam does not disclose that diodes are single crystal Si diodes.

However, it would have been obvious to form Durlam's diodes as single crystal Si diodes because according to Bronner, such single crystal Si diodes (column 9, lines 63-65) would provide high conductivity, high rectification and low total resistance (column 3, lines 1-4).

7. Claims 34-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Durlam et al in view of Oda (US. 5,994,749).

Durlam's first embodiment (**Figs. 5-8**) does not specifically disclose the metal conductor 19a being formed of a different material than the via 37.

However, Oda (Fig. 5) teaches the forming of a conventional conductive contact

Art Unit: 2814

structure comprising an aluminum layer 114 in electrical contact with the via 118 made of tungsten (column 1, lines 28-36). Accordingly, it would have been obvious to form the metal conductor 19a and the via 37 of Durlam with the materials as set forth above because as taught by Oda, such materials are well known materials which are used for the wirings in a conductive contact structure.

Response to Arguments

8. Applicant argues that Durlam does not teach or suggest "a via formed on said metal conductor and comprising a diffusion barrier material which contacts a node in said plurality of nodes and electrically connects said metal conductor with said node".

Applicant's argument is not persuasive because Durlam clearly states at column 3, lines 38-42:

"In order to improve adhesion of field focusing layer 24 and to provide a barrier for Ni or Fe diffusion into the conductor and/or dielectric a layer of Ta or TaN or such materials could be added between field focusing layer 24 and conductive layer 26." (fig. 3)

Therefore, Durlam does teach "a via [37] formed on said metal conductor [19a] and comprising a diffusion barrier material [not illustrated, see above statement] which [electrically] contacts a node [43] in said plurality of nodes and electrically connects said metal conductor [19a] with said node [43]".

Applicant further argues that in Durlam's Fig. 5, the conductive via 37 does not connect the metal conductor 19a to a "semiconductor" because the conductor layer 34 is not a "semiconductor".

This argument is not persuasive because Durlam's Fig. 5 is not relied on for teaching the conductive via connecting to a "semiconductor", but rather, Durlam's Fig.

17 is relied on for showing the known feature of connecting the conductive via 82 to the "semiconductor" diode 93 for the purpose of switching a magnetic memory element to read information in the magnetic memory element (see ground of rejection for more details).

Applicant further argues that Durlam's Fig. 17 does not suggest a conductive via "comprising a diffusion barrier material which contacts a node" because the diodes 93 and 95 formed directly on the conductive via 82 will result an reaction between the semiconductor diodes and the conductive via.

It appears Applicant argues that the diffusion barrier material must be disposed between the conductive via and the semiconductor diodes for prevent the reaction between the semiconductor diodes and the conductive via. However, the limitation of having the diffusion barrier material disposed between the conductive via and the semiconductor node does not seem to be required by the claim language. Therefore, Applicant's argument is not persuasive because as previously discussed, Durlam does suggest a conductive via "comprising a diffusion barrier material which [electrically] contacts a node" as claimed because Durlam clearly states at column 3, lines 40-42 that "a layer of Ta or TaN or such material could be added between field focusing layer 24 [or 84] and conductor layer 26 [or 82]."

With respect to the combination of Durlam and Bronner, Applicant argues that "the Examiner can point to no motivation or suggestion in the references to urge the combination as alleged by the Examiner."

Art Unit: 2814

This is incorrect because in the last Office Action, the Examiner clearly points to motivation or suggestion in the references to urge the combination as alleged by the Examiner. Specifically, the Office Action states: "... because according to Bronner, such single crystal Si diodes (column 9, lines 63-65) would provide high conductivity, high rectification and low total resistance (column 3, lines 1-4)."

With respect to the combination of Durlam and Oda, Applicant argues that it is improper to combine Oda with Durlam because Oda teaches the tungsten plug 18 connecting an aluminum alloy wiring layer 14 to another aluminum alloy wiring layer 19, but not to a semiconductor node.

It should be noted that the rejection of claims 34-35 is not based on anticipation, but rather, is based on obviousness. In this case, Oda is not relied on for teaching a conductive region in contact with a semiconductor node. Durlam discloses a conductive region in contact with a semiconductor node. Oda is only relied on for showing that it was known to form a conductive region having a metal conductor being formed of a different material than the conductive via. The Examiner thus regards the Applicant's assertions as constituting evidence that the Applicant has failed to consider as a whole the prior art teachings disclosed by the combining of the references.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Phat X. Cao whose telephone number is (703) 308-4917. The examiner can normally be reached on Monday - Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703) 308-4918. The fax phone numbers

Application/Control Number: 10/080,568 Page 8

Art Unit: 2814

for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

PC August 8, 2003

PHAT X. CAO